We play with technology. Sometimes we discover things we think are worth sharing.

Tag: "fir filter"

FIR Filter Implementation Comparisons
VHDL

FIR Filter Implementation Comparisons

Having created the pipelined adder tree component, time to compare it with other implementations to see what value it adds.
Adder Trees Pipelined Efficiently by Recursion
VHDL

Adder Trees Pipelined Efficiently by Recursion

Amusing myself with recursive structures in HDL that are entirely synthesisable and optimal in both size and clock speed. This is primarily a hierarchical construction problem made interesting by having to copy with a non-balance tree.