Log in
Register
Tech
Contact
Technology Blogs
We play with technology. Sometimes we discover things we think are worth sharing.
Copyright: All code in the posts are shared under the
MIT Open Source Licence
.
Front Page
Archives
Latest comments
Tag: "placement"
FPGA
Explaining Minimum Output Delays
I feel frustrated by my lack of understanding about external timing constraints, and clearly this is shared by several others.
FPGA
Power Reduction using Vivado
An attempt to reduce power consumption of a simple design using Vivado's 'power_opt_design'.
FPGA
Practical Control Set Reduction
Checking that control set remapping delivers on the Xilinx promises.