Technology Blogs

I feel frustrated by my lack of understanding about external timing constraints, and clearly this is shared by several others.

An attempt to reduce power consumption of a simple design using Vivado's 'power_opt_design'.

Checking that control set remapping delivers on the Xilinx promises.