We play with technology. Sometimes we discover things we think are worth sharing.
Archives for: "05 Dec 2021"
FPGA
Verification of Clock Domain Crossing Timing Constraints and Exceptions
Applying timing exceptions for synchronising registers when crossing clock domains, and verifying the exceptions have been correctly applied and others have not been missed.
