We play with technology. Sometimes we discover things we think are worth sharing.
Archives for: "21 May 2021"
FPGA
Visualising Clock Domain Crossings in Vivado
When picking up unfamiliar code with multiple clock domains, this visualisation technique can improve your understanding of which clocks drive each sequential primitive.
