We play with technology. Sometimes we discover things we think are worth sharing.

Archives for: "05 Jun 2021"

Automating Code Review Design Checks in Vivado
FPGA

Automating Code Review Design Checks in Vivado

Automating checks for transparent latches, asynchronous resets, no resets in Xilinx's Vivado synthesis tool.